Event

Verification Challenges of an Exascale Supercomputer
Oct 28th, 2020 | DVCon Europe
Roger Espasa participated in the Virtual Panel "Verification Challenges of an Exascale Supercomputer" at the 2020 Design and Verification Conference in Europe (DVCon Europe)
Go to event page
Verification Challenges of an exascale Supercomputer

Contact us for a custom ultra high-bandwidth RISC-V IP core for your next project

Contact us!
Contact us!