

# Avispado: A RISC-V core supporting the RISC-V vector instruction set

Roger Espasa, PhD

CEO

# SemiDynamics

- European Based RISC-V IP Provider
  - HQ in Barcelona
  - Founded 2016
- Proud participant in the European Processor Initiative (EPI)
  - RISC-V Acceleration core supplied by SemiDynamics

# Semidynamics High Bandwidth RISC-V IP Cores

## AVISPADO 220

2-wide In-Order

Gazzillion Misses™

RISC-V Vector Support

## ATREVIDO 220

2-wide Out-of-Order

Gazzillion Misses™

RISC-V Vector Support

TODAY'S FOCUS

Available for licensing

# What's a high bandwidth core?

A core with lots of outstanding  
memory requests

A core with Gazzillion Misses™


# Example: Gathering Sparse Data with 8 outstanding requests

## Original Program

```
while ( condition )
  load  a[index[i]]
  load  b[i]
  compute
  store c[i]
```

## Stylized Assembly Code

```
top:
  load  index[i] -> x5
  load  (x5) -> x6
  load  b[i] -> x7
  compute x6, x7 -> x8
  store x8 -> c[i]
  loop to top
```



# Example: Gathering Sparse Data with *Gazzillion Misses*<sup>TM</sup>

## Original Program

```
while ( condition )
  load  a[index[i]]
  load  b[i]
  compute
  store c[i]
```

## Stylized Assembly Code


```
top:
  load  index[i] -> x5
  load  (x5) -> x6
  load  b[i] -> x7
  compute x6, x7 -> x8
  store x8 -> c[i]
  loop to top
```



After the 8<sup>th</sup> miss, continue sending requests!



# Comparison to other cores




# Gazzillion Misses™ good for...

## Machine Learning




## Recommendation Systems



## Key-Value Stores



## Sparse Data / HPC






# Gazzillion Misses™ good for SoCs...

With Limited  
SRAM/Cache

High Bandwidth/  
Streaming


With Vector Units



# Avispado Core Details

# AVISPADO 220

RISCV64GCV



- Customizable upon request:
- Cache Size / Associativity
  - Coherent Interface
  - In-flight instructions

Breakpoint support  
External Debug over JTAG/DM

# Support for RISC-V Vector Instructions


# Support for RVV

- Avispado Decodes the RISC-V Vector Specification
  - Including Imul, segmented loads
  - No vector atomics currently
- Ready for OOO support
  - Renaming
- Avispado executes the vector memory instructions
- Avispado connects to 3<sup>rd</sup> party VPUs using the Open Vector Interface

# AVISPADO 220 with VPU

RISCV64GCV

vle, vse  
vlse, vsse,  
vlxe, vsxe




Decoder decodes RVV ISA  
Maintains state for VTYPE, SEW, VL  
All vector insns wait for VL value

Open Vector Interface synchronizes the data send/rcv from LSU to VPU and completion of VPU instructions



# OVI Interface: <https://github.com/semidynamics/OpenVectorInterface>



# Summary

**AVISPADO 220** 

2-wide **In-Order**

Gazzillion Misses™

VPU 1.0

**ATREVIDO 220** 

2-wide **Out-of-Order**

Gazzillion Misses™

VPU 1.0

**IP cores available for licensing**

# Thank you!

[www.semidynamics.com](http://www.semidynamics.com)

[jobs@semidynamics.com](mailto:jobs@semidynamics.com) (we are hiring!)