

SemiDynamics High Bandwidth Vector-capable RISC-V Cores

Roger Espasa, PhD CEO



SemiDynamics

- European Based RISC-V IP Provider
 - HQ in Barcelona
- Proud participant in the European Processor Initiative (EPI)
 - RISC-V Acceleration core supplied by SemiDynamics



Introducing 2 new RISC-V IP Cores



2-wide In-Order
Gazzillion Misses™
RISC-V Vector Support

ATREVIDO 220

2-wide Out-of-Order

Gazzillion Misses™

RISC-V Vector Support



What's a high bandwidth core?



A core with lots of outstanding memory requests



A core with Gazzillion MissesTM



Example: Gathering Sparse Data with 8 outstanding requests

Original Program

```
while ( condition )
   load a[index[i]]
   load b[i]
   compute
   store c[i]
```

Stylized Assembly Code

```
top:
   load index[i] -> x5
   load (x5) -> x6
   load b[i] -> x7
   compute x6, x7 -> x8
   store x8 -> c[i]
   loop to top
```





Wait "L" cycles, where L=memory latency, L > 100

After the 8th miss, stop until first miss comes back (loop will be unrolled ~4 times)

Now send the 9th miss to the memory system



Example: Gathering Sparse Data with Gazzillion Misses™

Original Program

```
while (condition)
   load a[index[i]]
   load b[i]
   compute
   store c[i]
```

Stylized Assembly Code

```
top:
            index[i] -> x5
    load
    load
            (x5) -> x6
    load b[i] \rightarrow x7
    compute x6, x7 \rightarrow x8
    store x8 \rightarrow c[i]
    loop to top
```








Time \rightarrow

Wait time greatly reduced

After the 8th miss, continue sending requests!



Comparison to other cores






Gazzillion Misses™ good for...

Machine Learning




Recommendation Systems



Key-Value Stores



Sparse Data / HPC








Gazzillion Misses™ good for SoCs...

With Limited SRAM/Cache

High Bandwidth/ With Vector Units Streaming










Avispado Core Details



AVISPADO 220 🔀

RISCV64GCV



- SV48
- 16KB I\$
- Decodes upcoming V1.0 vector spec
- 32KB D\$
- Full hardware support for unaligned accesses
- Coherent (TL, ACE, CHI)



Customizable upon request

- Cache Size / Associativity
- Coherent Interface
- In-flight instructions



Introducing SemiDynamics' RISC-V Vector Processing Unit

SemiDynamics Confidential 15



SemiDynamics' VPU


- Implements the RISC-V Vector 1.0 Specification
 - Including Imul, segmented loads
 - No vector atomics (out of 1.0 spec)
- Ready for OOO support
 - Renaming
- Customizable settings
 - VLEN = vreg size = from 128b to 4096b
 - Data path width = from 128b to 512b
 - Fast cross-lane network for slide/rgather/compress/expand

Available for licensing 3 months after V-spec freeze

SemiDynamics Confidential 1



VPU Block Diagram



- Lane based organization
- Full cache-line bus from D-cache
- Units per lane
 - FMA
 - INT
 - DIV
 - XL: Cross-lane (rgather, ...)
- Full masking support


Available for licensing 3 months after V-spec freeze

SemiDynamics Confidential 1



AVISPADO 220 with VPU

RISCV64GCV



- Coherent (TL, ACE, CHI)
- Vector Memory (vle, vlse, vlxe, vse, ...) processed by MIQ/LSU




Atrevido Core Details



ATREVIDO 220

RISCV64GCV




- SV48
- 16KB I\$
- Decodes upcoming V1.0 vector spec
- 32KB D\$
- Full hardware support for unaligned accesses
- Coherent (TL, ACE, CHI)

- Larger BP
- Renaming
- Retirement Logic



ATREVIDO 220 with VPU

RISCV64GCV



Available for licensing 3 months after V-spec freeze



Summary

AVISPADO 220

2-wide In-Order

Gazzillion Misses™

VPU 1.0

ATREVIDO 220

2-wide Out-of-Order

Gazzillion Misses™

VPU 1.0

IP cores available for licensing



Thank you!

www.semidynamics.com info@semidynamics.com