Newsroom

Next March 31, 2021 our CEO, Roger Espasa, will participate in the 2nd RISC-V Week 2021

In his talk, Roger Espasa will discuss SemiDynamics' family of high-bandwidth RISC-V application cores, targeted at application domains such as Machine Learning, Recommendation Systems, Sparse Computation, HPC and Key-Value Store. He will cover the "gazzillion misses" technology capable of sustaining a high request rate to memory and describe the in-order core (Avispado) and the out-of-order core (Atrevido). He will also describe the open vector interface that allows connecting a RISC-V vector unit to SemiDynamics cores.

2nd RISC-V Week: 3rd RISC-V Meeting + OpenHW Day 2nd RISC-V Week 2021 - Program meeting

Congratulations to Esperanto on their announcement of the ET-SoC-1 !

SemiDynamics contributed to their product with the overall architecture, the vector instruction set, the tensor extensions and the minion RTL implementation. Looking forward to seeing the product coming out soon!

Roger Espasa, Semidynamics' CEO, participated at the Third Annual RISC-V Summit

Key Takeaways Two new families of cores will be introduced: in-order and out-of-order
Very high-bandwidth capable. Ideal for SoC/Domains where high bandwidth an low area is needed
Open Vector Interface that will facilitate developing specialized vector units will be disclosed

Slides - RISC-V Summit

Next Oct 28, 2020 our CEO will participate in the Virtual Panel "Verification Challenges of an Exascale Supercomputer" at the 2020 Design and Verification Conference in Europe (DVCon Europe)

Your browser doesn't support HTML5 video.

Roger Espasa, Semidynamics' CEO, announced a New Family of High Bandwidth Vector-Capable Cores at the RISC-V Global Forum

Semidynamics discloses its new RISC-V application cores, targeted at bandwidth-hungry application domains such as Machine Learning, Recommendation Systems, Sparse Computation, HPC and Key-Value Stores. Semidynamics also open source its "Open Vector Interface (OVI)", a public spec that allows third-parties to design their own vector unit and connect it to Semidynamics cores.

Slides